

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/679,783	10/06/2003	Rajneesh Jaiswal	TI-34403.1	3720
23494	7590 02/07/2006		EXAM	INER
TEXAS INSTRUMENTS INCORPORATED			MCDONALD, RODNEY GLENN	
P O BOX 655474, M/S 3999 DALLAS, TX 75265			ART UNIT	PAPER NUMBER
,			1753	

DATE MAILED: 02/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
		10/679,783	JAISWAL ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Rodney G. McDonald	1753			
Period fe	The MAILING DATE of this communication a	ppears on the cover sheet with th	e correspondence address			
A SH WHIC - Exte afte - If NO - Failn Any	HORTENED STATUTORY PERIOD FOR REPCHEVER IS LONGER, FROM THE MAILING ensions of time may be available under the provisions of 37 CFR of SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory perioure to reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mained patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICAT 1.136(a). In no event, however, may a reply but will apply and will expire SIX (6) MONTHS fute, cause the application to become ABANDO	ION. e timely filed from the mailing date of this communication. DNED (35 U.S.C. § 133).			
Status						
1)🖂	Responsive to communication(s) filed on 13	January 2006.				
2a) <u></u>	This action is FINAL . 2b)⊠ Th	nis action is non-final.	·			
3)[Since this application is in condition for allow	ce this application is in condition for allowance except for formal matters, prosecution as to the merits is				
	closed in accordance with the practice under	r <i>Ex par</i> te <i>Quayle</i> , 1935 C.D. 11	, 453 O.G. 213.			
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 13,14 and 16-18 is/are pending in the day of the above claim(s) is/are withdred claim(s) is/are allowed. Claim(s) 13,14 and 16-18 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and	rawn from consideration.				
Applicat	ion Papers					
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) acceptable and applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the I	ccepted or b) objected to by the drawing(s) be held in abeyance. ection is required if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).			
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document according to the priority document according to the certified copies of the priority document application from the International Bure See the attached detailed Office action for a list	nts have been received. nts have been received in Applic iority documents have been rece au (PCT Rule 17.2(a)).	cation No eived in this National Stage			
Attachmen	at(s) ce of References Cited (PTO-892)	4) 🗆 Intentious Summe	20v (PTO-413)			
2) 🔲 Notic 3) 🔲 Infor	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/06 er No(s)/Mail Date	4) Interview Summ Paper No(s)/Mai 8) 5) Notice of Informa 6) Other:				

Art Unit: 1753

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on January 13, 2006 has been entered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to

Art Unit: 1753

consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 13 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Licata (U.S. Pat. 6,132,564) in view of Lane et al. (GB 2 240 875).

Licata teach that the manufacture of semiconductor devices and integrated circuits involves the blanket and selective deposition and removal of many layers of conductive, insulating, and semiconductive materials on substrates that are usually in the form of silicon wafers. The manufacturing processes typically include the formation of a series of metal interconnect film stacks on a wafer by a plurality of sequential processes performed in a series of processing chambers of one or more multi-process vacuum processing tools. (Column 1 lines 12-19)

According to the invention cleaning is carried out by a soft sputter etch with ions of an inert gas such as argon before depositing. (Column 2 lines 59-60)

FIG. 3, for example, diagrammatically illustrates a semiconductor wafer processing cluster tool 100 for carrying out certain of the embodiments of the methods described above. The tool 100 preferably includes a vacuum transfer module 103 (Compare to Applicant's requirement for maintaining vacuum between the reactors) to which are attached one or two loadlock modules 101,102 which are connected to two positions of the transfer module 103 having a conventional robot transfer arm 104 (Compare to Applicant's requirement for a means for advancing the wafer) therein. The transfer module 103 is illustrated as having three additional positions to which are attached processing modules 105, 106 and 107, none of which

Art Unit: 1753

need be a dedicated precleaning module. While only three such additional positions are illustrated, more may be provided or to one may be connected a further transfer module for transfer of substrates to other processing modules attached thereto.

Page 4

In accordance with one preferred embodiment of the invention, the module 104 is a combined plasma pre-clean and plasma-based deposition module preferably of the type illustrated and described in connection with FIG. 2 below. The module 105 is controlled to operate, in the programmed sequence of the tool 100, as a plasma precleaning and first metal layer deposition module. (Compare to Applicant's first reactor for performing sputter etch) The additional modules 106 and 107 are, for example, both deposition modules. The module 106 may, for example, be a CVD module for the deposition of a second film, such as tungsten or another material that is common in semiconductor device manufacture. The Next chamber 108 may be equipped for the PVD of another material. (Compare to Applicant's requirement for providing a second reactor for depositing a layer of a metal and means for depositing a layer of metal.) This additional chamber 108 may be a chamber that could not otherwise be attached to the transfer module 103 because its position would normally be occupied by a dedicated precleaning module, which has been eliminated by the present invention.

Fig. 2 diagrammatically illustrates a precleaning module 10. (See Fig. 2; Column 5 lines 62-63) (Compare to Applicant's first reactor for performing sputter etch)

The module 10 includes a vacuum tight processing space 11 enclosed in a chamber 12. Mounted in the chamber 12 at one end thereof is a wafer support or susceptor 14 for supporting a semiconductor wafer 15 mounted thereon. The wafer 15, when mounted on the support 14, is parallel to and faces a target 16. The target 16 is formed of a sputter coating material, for example, titanium metal. The processing space 11 is a generally cylindrical space that it maintained at an ultra high vacuum pressure level and is filled with a processing gas, such as argon, during processing, and may include some other gas such as nitrogen. The space 11 lies in the chamber 12 between the support 14 and the target 16. (Column 6 lines 1-11)

The coil 30 inductively couples energy into process gas in the volume 26, forming an inductively coupled plasma (ICP) that generally fills the space 26. An RF generator 32, preferably operative in the range of from 0.2 to 60 MHz, for example of a frequency of 2 MHz, is connected to the coil 30 through a matching network 33 to provide the energy to the coil 30 to form the plasma in the volume 26. (Column 7 lines 26-33) (Compare to Applicant's requirement for providing means for producing an inductively coupled plasma adjacent to the surface of the wafer)

Sources of processing gas 40, such as argon and nitrogen, are connected to the chamber 11, through a flow control device 41. (Column 7 lines 33-35) (Compare to Applicant's requirement for means for passing argon to the chamber)

In accordance with one preferred embodiment of the invention, the module 10 is operated to perform a plasma precleaning of the wafer 15. In operation argon gas is

maintained in the chamber 12 at approximately 10 millitorr and ICP power form the generator 32 is increased to 3.5 kWatts, while *the substrate bias applied by the generator 27 to the substrate 15 is increased to a negative of 50 to 100 volts.* A low power of approximately 500 to 1500 watts is applied by the power supply 20 to the target 16. (Column 9 lines 35-46) *(Compare to Applicant's requirement for providing an RF signal to the wafer)*

The RF generator 27 operates from 0.2 to 80 MHz. (Column 9 lines 13-15)
(Compare to Applicant's requirement for providing an RF signal to the wafer)

As a result of such operation of the module 20, titanium is sputtered from the target 16 and is ionized in the ICP in space 26 along with atoms of the argon gas. The ions of titanium and argon are accelerated onto the substrate 15 by the bias voltage applied to the substrate. The heavier titanium ions that are included with the ions that bombard the substrate 15 effectively enhance the cleaning of native oxides and water vapor from the substrate surface and also react with the contaminants to reduce oxides on the surface and to dissolve oxygen into the titanium film. The parameters of target power, ICP power and substrate bias are maintained at a balance such that material is removed from the surface or diluted before the surface becomes covered with titanium, thereby performing a generally etching action. This etching action will be carried out for a time period of approximately 20 seconds. This ionized metal etching action, while cleaning the contact 6 (i.e. this is a metal layer on the wafer), will result in some depositing of metal atoms 9 on the surface of the contact 6, as illustrated in FIG. 1C. (Column 9 lines 47-65)

The difference between Licata et al. and the present claims is that initially having the substrate deposited with a layer of resistor material patterned to form a plurality of nichrome resistors is not discussed.

Licata discussed above teach that semiconductor wafers can have deposited thereon layers of metal interconnect film stacks. (See Licata discussed above)

Lane et al. teach forming thin film resistors on a semi-conductor integrated circuit wafer comprising the steps of depositing a resistor layer for forming the film resistors, depositing a protective layer to define the thin film resistors, etching to remove the protective layer in areas not protected by the photoresist, removing the photoresist, and then subjecting the wafer to radio-frequency sputter etch to remove portions of the resistor layer for defining the thin film resistors. Conductors are then formed on the wafer for connecting the thin film resistors together and to other components on the wafer. (See Abstract)

The motivation for selecting a wafer with resistors thereon is that it allows for production of a semi-conductor integrated circuit. (See Abstract)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified Licata by utilizing a wafer with resistors thereon as taught by Lane because it allows for the production of a semi-conductor integrated circuit.

Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Licata in view of Lane et al. as applied to claims 13 and 14 above, and further in view of Bauer (U.S. Pat. 4,647,361).

The difference not yet discussed is the control of temperature during sputter etching.

Bauer teach sputter etching of substrates before deposition by fixing the wafer temperature in the range of approximately 350-550 degrees Centigrade.

The sputter etching can be carried out in either a double step process or single step process. The single step process utilizing the temperature of 350-550 degrees

Centigrade. (Column 7 lines 29-31, lines 34-39, lines 60-68; Column 8 lines 13-18)

The motivation for sputter etching at a temperature between 350-550 degrees

Centigrade is that it allows for removing oxides. (Column 7 lines 60-68; Column 8 lines

1-12)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have maintained the temperature of the wafer between 350-550 degrees Centigrade as taught by Bauer because it allows for removing oxides.

Claims 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Licata in view of Lane et al. as applied to claims 13 and 14 above, and further in view of Lantsman (U.S. Pat. 5,589,041).

Licata discussed above teach applying a volts of 100 volts to the wafer and utilizing a RF frequency in the range of 0.2 to 80 MHz. (See Licata discussed above)

The difference not yet discussed is where the frequency applied to the inductive coil is 100 kHz is not discussed.

Lantsman teach sputter etching utilizing a RF power source of 0.1-27 MHz applied to the coil. (Column 4 lines 58-61)

The motivation for selecting a particular power to the coil is that it allows for controlling the temperature of the processing chamber. (Column 2 lines 27-31)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have utilized an RF power to the coil of 0.1 MHz as taught by Lantsman because it allows for controlling the temperature of the processing chamber.

Claims 13 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Denning et al. (U.S. Pat. 6,451,181) in view of Licata (U.S. Pat. 6,132,564) and Lane et al. (GB 2 240 875).

Regarding claim 13, Denning et al. teach a multiple reactor system in Fig. 1 (Figure 1) The multiple reactor system has first preclean chambers 10. In addition, the preclean chamber cleans exposed conductive surfaces of the semiconductor wafer in preparation for subsequent deposition thereon. (Column 5 lines 21-29) The multi chamber also has a second reactor 40 or 70 for deposition of a layer. (Column 5 lines 32-33; Column 5 lines 44-45) The chambers are connected by a buffer chamber 3, transfer chamber 9 and transfer chamber 2. (Column 5 lines 29-32) Fig. 2 illustrates in greater detail the RF preclean chamber 10, illustrated in Fig. 1. Chamber 10 includes a dome 12. (Column 6 lines 1-2) A coil 16 cylindrical in shape surrounds the quartz dome 12. The coil 16 is supplied with low frequency RF power via a coil power supply 26. (Column 6 lines 17-19) As illustrated in Fig. 2, a semiconductor wafer 22 is placed on a wafer pedestal 20 where it is subsequently processed. The wafer pedestal 20 is provided with high frequency RF power via a pedestal power supply 24. (Column 6

Art Unit: 1753

lines 20-24) A gas supply line 28 is connected to the chamber. The gases supplied to the internal chamber environment are generally inert sputtering gasses and typically include argon, nitrogen, or xenon. (Column 6 lines 27-31) Fig. 3 shows the chamber 40 for metal deposition. Chamber 40 can include a shield 42, a rotating magnetic assembly 46, a target 48 made of a metal powered by a direct current power source 50 and a coil 52. (Column 6 lines 40-65) Fig. 4 shows chamber 70 for metal deposition. In a manner similar to Fig. 3 the chamber 70 comprises a shield 72, a rotating magnet assembly 76, a copper target 78, a target power supply 80, coils 82, a coil power supply 84, a wafer pedestal 86, a pedestal power supply 88, an input gas source 92 and an exhaust port 94. (Column 8 lines 1-8) There are means in the multi chamber system for advancing the wafer in the form of robotics from the first to second chamber. (Column 5 lines 1-6)

Regarding claim 14, Denning et al. teach that the RF precleaning chamber includes means 28 for supplying argon to the chamber. (Column 6 lines 27-31) The argon etches the substrate. (Column 11 lines 11-13)

The difference between Denning et al. and the present claims is that maintaining unbroken vacuum conditions is not discussed (Claim 13) and treating nichrome resistors in the chambers is not discussed (Claim 13).

Regarding maintaining of the unbroken conditions between chambers of claim

13, Denning et al. discussed above already teach the maintaining controlled

atmospheres in the buffer chamber and transfer chambers. (See Denning et al.

discussed above) Licata et al. teach in FIG. 3 for example, diagrammatically illustrates a

semiconductor wafer processing cluster tool 100 for carrying out certain of the embodiments of the methods described above. The tool 100 preferably includes a vacuum transfer module 103 (Compare to Applicant's requirement for maintaining vacuum between the reactors) to which are attached one or two loadlock modules 101,102 which are connected to two positions of the transfer module 103 having a conventional robot transfer arm 104 (Compare to Applicant's requirement for a means for advancing the wafer) therein. The transfer module 103 is illustrated as having three additional positions to which are attached processing modules 105, 106 and 107, none of which need be a dedicated precleaning module. While only three such additional positions are illustrated, more may be provided or to one may be connected a further transfer module for transfer of substrates to other processing modules attached thereto. (Column 10 lines 44-57)

The motivation for maintaining a vacuum in the transfer and buffer chambers is that it allows for reducing contaminants during transport. (Denning et al. Column 5 lines 33-37)

Regarding the treating of nichrome resistors of claim 13, both Denning et al. and Licata et al. establish forming wafers that can have deposited thereon layers of metal interconnect film stacks. (See Denning et al. Column 1 lines 5-10; Licata et al. Column 1 lines 12-19) Lane et al. teach forming thin film resistors on a semi-conductor integrated circuit wafer comprising the steps of depositing a resistor layer for forming the film resistors, depositing a protective layer to define the thin film resistors, etching to remove the protective layer in areas not protected by the photoresist, removing the

photoresist, and then subjecting the wafer to radio-frequency sputter etch to remove portions of the resistor layer for defining the thin film resistors. Conductors are then formed on the wafer for connecting the thin film resistors together and to other components on the wafer. (See Abstract)

The motivation for selecting a wafer with resistors thereon is that it allows for production of a semi-conductor integrated circuit. (See Abstract)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified Denning et al. by maintaining vacuums in the buffer and transfer chambers as taught by Licata et al. and by utilizing a wafer with resistors thereon as taught by Lane because it allows for preventing contamination of the wafer and the production of a semi-conductor integrated circuit.

Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Denning et al. in view of Licata and Lane et al. as applied to claims 13 and 14 above, and further in view of Bauer (U.S. Pat. 4,647,361).

The difference not yet discussed is the control of temperature during sputter etching.

Bauer teach sputter etching of substrates before deposition by fixing the wafer temperature in the range of approximately 350-550 degrees Centigrade.

The sputter etching can be carried out in either a double step process or single step process. The single step process utilizing the temperature of 350-550 degrees

Centigrade. (Column 7 lines 29-31, lines 34-39, lines 60-68; Column 8 lines 13-18)

Art Unit: 1753

The motivation for sputter etching at a temperature between 350-550 degrees

Centigrade is that it allows for removing oxides. (Column 7 lines 60-68; Column 8 lines 1-12)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have maintained the temperature of the wafer between 350-550 degrees Centigrade as taught by Bauer because it allows for removing oxides.

Claims 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Denning et al. in view of Licata et al. and Lane et al. as applied to claims 13 and 14 above, and further in view of Lantsman (U.S. Pat. 5,589,041).

Licata discussed above teach applying a volts of 100 volts to the wafer and utilizing a RF frequency in the range of 0.2 to 80 MHz. (See Licata et al. Column 7 lines 28-33; Column 9 lines 39-46)

The difference not yet discussed is where the frequency applied to the inductive coil is 100 kHz is not discussed.

Lantsman teach sputter etching utilizing a RF power source of 0.1-27 MHz applied to the coil. (Column 4 lines 58-61)

The motivation for selecting a particular power to the coil is that it allows for controlling the temperature of the processing chamber. (Column 2 lines 27-31)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have utilized an RF power to the coil of 0.1 MHz as taught by Lantsman because it allows for controlling the temperature of the processing chamber.

Response to Arguments

Applicant's arguments filed December 21, 2005 have been fully considered but they are not persuasive.

In response to the argument that Licata cited do not teach means for applying only an RF signal to the layer of metal on the surface of the wafer to cause it to attract argon ions from the plasma to close argon planes to pinch on the surface of the wafer and remove contaminant material, it is argued that Licata teaches an RF means 27 which applies only an RF signal to the wafer having the metal contact 6 in order to clean contaminants from the surface of the metal contact 6. Here the Examiner is interpreting "means for providing only an RF signal to the wafer" as the RF generator 27 of Licata and that no other signal is applied to the wafer from the power source for instance a RF+DC signal. While Applicant cites a portion of the reference where a voltage is applied to the target Applicant fails to address the fact that the RF generator 27 is applying only an RF signal to the wafer with the contact. In Licata's Figure 2 clearly RF generator applies only an RF signal to the wafer with the contact. (See Licata et al. discussed above)

In response to the argument that Denning does not teach means for applying only an RF signal to the layer of metal on the surface of the wafer, it is argued that Denning teach that the wafer pedestal 20 is provided with high frequency RF power via a pedestal power supply 24. (See Denning discussed above)

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Rodney G. McDonald whose telephone number is 571-272-1340. The examiner can normally be reached on M- Th with Every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nam X. Nguyen can be reached on 571-272-1342. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Rodney G. McDonald Primary Examiner Art Unit 1753

RM February 1, 2006